Heterojunction diode and heterojunction photovoltaic cell structures are fabricated with (n ϩ )a-Si/(i)a-Si and rf-sputtered indium-tin-oxide/Al films deposited on p-type crystalline Si using a plasma-enhanced chemical vapor deposition cluster tool system. Dark current-voltage characteristics of the heterojunction diodes are used to determine the carrier transport mechanisms. Experimental results showed the current is recombination-dominated at low forward bias (V A Ͻ0.25 V at 27°C͒, multitunneling capture emission ͑MTCE͒-dominated at medium bias (0.25 ϽV A Ͻ0.45 at 27°C͒, a combination of diffusion or thermionic emission and MTCE at high bias, and series resistance limited at very high bias ranges. Measurement results show that the boundary between each region is not fixed and is strongly dependent on temperature. High-frequency capacitance-voltage measurement has been used to extract band diagram parameters of the heterojunction diodes. Measured parameters, built-in potential, and conduction and valence band offsets, have been verified by Analysis of Microelectronic and Photonic Structures numerical device simulator. External quantum efficiency has been measured on photovoltaic cells and used for calculation of short-circuit current under AM1.5 illumination.
I. INTRODUCTION
Amorphous silicon ͑a-Si:H͒-crystalline silicon ͑c-Si͒ heterojunctions have attracted a lot of attention for electronic applications such as photovoltaic ͑PV͒ cells and photodetectors. Simple processing technology and reasonable conversion efficiency makes an a-Si/c-Si heterojunction solar cell an alternative for diffused p -n junction solar cells on crystalline Si wafers. For example, a (p ϩ )a-Si/(i)a-Si/(n)cSi/(i)a-Si/(n ϩ )a-Si ͑heterojunction with intrinsic thin layer͒ structure, resulted in a high efficiency of 20.7%. 1 Reasonable cell performance in the range of 10%-15% has been reported by different research groups by employing (n ϩ )a-Si emitter and a p-type crystalline wafer with or without an ultrathin i-a-Si:H as crystalline wafer surface passivation layer. [2] [3] [4] [5] In spite of extensive research work on carrier transport mechanism of i-a-Si/c-Si heterojunction, [6] [7] [8] less research work has been done on investigation and characterization of a-Si/i-a-Si/c-Si heterojunctions with ultrathin i-layer. [9] [10] [11] [12] Several carrier transport mechanisms such as multitunneling capture emission ͑MTCE͒, 6, 7, 9 recombination, 8, 9 space charge limited current, 7, 8 and even a combination of these mechanisms have been put forward. 9, 10 In this article, we focus mainly on characterization and analysis of (n ϩ )a-Si/(i)a-Si/c-Si heterojunctions for PV applications that are fabricated by a fully automated plasmaenhanced chemical vapor deposition ͑PECVD͒ cluster tool system. Furthermore, we investigate carrier transport mechanism, electrical and PV properties of (n ϩ )a-Si/(i)a-Si/c-Si heterojunction with ultrathin intrinsic a-Si layer.
II. EXPERIMENT

A. Device structure
Devices with two different structures have been fabricated for electrical and PV characterization of heterojunctions. Figure 1͑a͒ shows a heterojunction diode utilizing a p-type crystalline silicon wafer, an ultrathin intrinsic a-Si, and a thin (n ϩ )a-Si with aluminum layers as back and front contacts. Figure 1͑b͒ shows a PV cell structure with addition of a transparent conductive oxide layer providing a low resistive path for carriers.
B. Device fabrication
For the device fabrication, RCA-cleaned, p-type ͑100͒ Czochralski wafers of 8 -12 ⍀ cm resistivity have been used.
Mesa-etched heterojunction diode
Heterojunctions were fabricated using deposition of an ultrathin, 5 nm, intrinsic a-Si:H film on crystalline silicon wafer using a PECVD cluster tool. To avoid any contamination, separate PECVD chambers of the cluster tool were used for different films. The process conditions for this step were: substrate temperature 250°C, chamber pressure during deposition 400 mTorr, rf signal frequency 13.56 MHz, and rf power 2 W. The flow rate for silane was 20 sccm and the deposition rate was about 1.6 A°/s. (n ϩ )a-Si ͑20 nm͒ was deposited in a different PECVD zone of the cluster tool at the same process conditions using SiH 4 ͑20 sccm͒ and 1% PH 3 diluted in 99% hydrogen with 10 sccm total flow. After junction fabrication, wafers were loaded into Al sputtering system. Ar plasma at 3.6 mTorr, 30 sccm flow rate, and 400 W rf power at 13.56 MHz with about 10 nm/min deposition a͒ Electronic mail: sivoththaman@uwaterloo.ca rate have been utilized for front-side ͑1 m͒ and back-side ͑0.6 m͒ Al deposition, followed by a contact anneal at 220°C for 35 min. Front-side Al patterning, metal etching, and a mesa etching were then performed to isolate 0.03 mm 2 diode structures using patterned Al electrodes as hard mask in a reactive ion etching system. For plasma etching of a-Si and c-Si, SF 6 with 30 sccm flow at 50 mTorr pressure and Ϫ50 V self-bias has been employed. A 50 nm overetching of c-Si, shown in Fig. 1͑a͒ , ensures that negligible parasitic leakage contributes to the diode current.
PV cells
For fabrication of PV cells, ͑i͒ and (n ϩ ) layers were deposited as described earlier, and then a 65-70 nm indium tin oxide ͑ITO͒ layer is deposited in ITO sputtering zone of the cluster tool system. The ITO layer is sputtered at 180°C using an In 2 O 3 ϩSnO 2 ͑90/10͒ target with 15 sccm Ar flow at 5 mTorr without oxygen addition. For patterning of front Al layer of 1 cm 2 PV cells a Cr photomask with 8% metal coverage has been used.
III. MEASUREMENT
A. Measurement on mesa diodes
High-frequency ͑1 MHz͒ C -V measurement was performed on diode structures using the Keithley C -V measurement system in ͑Ϫ5, 0.5 V͒ bias window. I -V -T measurement were performed in a separate Keithley system in the ͑Ϫ1, 1 V͒ bias window at different temperatures ͑240, 260,...,360 K͒.
B. Measurement on PV cells
Dark I -V at room temperature and illuminated I -V characteristics under a weak ͑10 mW/cm 2 ͒ illumination level were measured on the PV cell structures. Spectral response of the PV cells was measured using a computer-controlled characterization setup, including light source, chopper, monochromator, and lock-in amplifier in 400-1100 nm wavelength window with 10 nm wavelength step. A reference silicon photodetector, with tabulated quantum efficiency throughout the wavelength window, was used for calibration of the PV cell spectral response.
IV. RESULTS AND DISCUSSION
A. High-frequency C -V measurement
We used high-frequency C -V measurement for extraction of junction built-in potential and band offsets at the heterojunction interface. Under a 1 MHz signal frequency, (i)a-Si is treated as a dielectric due to its high relaxation time, in the millisecond range. 6 Depletion layer width W d , on the c-Si side of (i)a-Si/c-Si or low-doped (n)a-Si/c-Si heterojunction, is given by
where
and C are a-Si and c-Si dielectric constants, effective densities of donor-like states in a-Si layer, doping densities of c-Si, junction diffusion potentials ͑built-in͒, thickness of the thin intrinsic layer, and measured capacitances per cm 2 , respectively. In the n ϩ -i -p structure with ultrathin intrinsic layer, both effective density of donor-like states and doping density in n ϩ layer are much higher than N A . For this structure, the depletion layer width in p-c-Si is given by Figure 2͑a͒ shows the high-frequency C -V characteristics of fabricated heterojunction diodes at 1 MHz. Deviation of the C -V characteristics at low reverse and forward bias regimes from a linear line shows that donor-like states in the n ϩ region cannot be represented by an effective density of states at a certain energy level. 13 Using this curve, a junction diffusion potential equal to 610 mV is obtained. We have modeled a fabricated diode structure using a numerical device simulator ͓Analysis of Microelectronic and Photonic Structures ͑AMPS͒ 14 ͔; considering the n ϩ layer concentration of 5ϫ10 18 cm Ϫ3 635 mV has been obtained as built-in potential of the diode structure, which is in good agreement with the measurement result.
Using the measured V D value, the conduction and valence band offset (⌬E C and ⌬E V ) at the heterointerface can be obtained by ϪE g1 ϩ⌬E C , where ␦ 1 and ␦ 2 are Fermi level separation from valence band in (p)c-Si and conduction band in (n ϩ )a-Si, respectively. Using this analysis, heterojunction diodes show 0.05 V band offset in conduction band and 0.57 V band offset in the valence band. The heterojunction band diagram using extracted parameters is shown in Fig. 2͑b͒ .
B. Dark I -V -T characteristics of the heterojunction diode
A dark I -V -T diagram of the heterojunction diode is shown in Fig. 3 for a 240-360 K temperature window, with a 20 K temperature step. Reverse bias current shows a clear dependence on V 0. 5 , showing that reverse current originates from thermal generation in space-charge region of the diode. Temperature dependency of reverse and forward saturation currents are plotted in Fig. 4͑a͒ . Measuring the slope of saturation currents versus temperature in logarithmic scale gives a 0.22 eV activation energy for both reverse and forward saturation currents. I -V -T characteristic in the forward bias region shows an interesting behavior. The forward bias region can be divided into four distinct regions. At the low forward bias voltage ͑Ͻ0.25 V at 27°C͒, the slope of the current in logarithmic space is temperature dependent and is relatively high. This slope tends to decrease with increasing temperature. Upon increasing the bias voltage to more than 0.25 V and less than 0.45 at 27°C, the next region comes up with a lower but relatively temperature-independent current curve slope. A relatively temperature-independent slope with a higher ideality factor is observed in high bias regions, more than 0.45 but less than 0.55 V, at 27°C. For higher bias voltages, the I -V characteristics becomes resistive.
For diffusion, thermionic emission, and recombination models, the relationship between forward current ͑I͒ and forward bias voltage (V) is normally expressed by I 0 exp(AV), 6 where I 0 is directly proportional to exp(ϪE af /kT) and A is equal to q/nkT. I 0 , A, E a f , n, and k are saturation current density, temperature-dependent coefficient, forward saturation current activation energy, ideality factor, and Boltzmann constant, respectively. Furthermore, in MTCE model, ''A'' is a temperature-independent factor and I 0 is expressed by 6, 10 
where B, , v th , are a temperature-and voltage-independent coefficient, the capture cross section, and thermal velocity, and the subscripts n, p stand for electrons and holes, respectively. N V and N C are the effective densities of states in valence and conduction bands, and E T and E F are the trapping levels involved in tunneling process and Fermi level of the thin film, respectively.
In our analysis, we use temperature dependency and value of A as a figure of merit to investigate different carrier transport mechanisms. In order to clarify our observations, 4͑b͒ illustrates the A factor of the diodes for different temperatures in different applied voltage regions. Four distinct temperature-and bias-dependent regions are observable: ͑i͒ the value of A in low bias region is high and tends to decrease in higher temperature, consistent to recombination carrier transport; ͑ii͒ the adjacent region in higher bias shows a relatively temperature-independent but bias-dependent behavior, consistent to MTCE current, ͑iii͒ in higher bias regime right after MTCE region A shows a peak; this peak is slightly temperature dependent and moves toward lower bias regions in higher voltages; and ͑iv͒ in high forward bias regime, where the applied voltage is higher than built-in potential of the junction I -V characteristics becomes resistive. From the model and observations, it seems that recombination in the first region, MTCE in the second region, and a combination of MTCE and diffusion in the third region, are responsible for the I -V -T characteristics. Another important finding of the analysis is that, at low forward bias region, diffusion or thermionic emission cannot exist because electrons in (n ϩ )a-Si and holes in (p)c-Si both face very high barrier potentials: 0.62 eV for electrons and 1.19 eV for holes. With increasing forward bias voltage the barrier potential for electrons drastically decreases and makes electron diffusion and thermionic emission from n-side into p-side possible. In very high bias regions, current is limited by resistive part of the diode structure and saturates.
Measurement results show a diffusion dominant region in I -V -T characteristics of our cells, but such a region has not been reported for (i)a-Si/(p)c-Si heterojunction. The reason is that built-in potential of (i)a-Si/(p)c-Si heterojunction is higher, due to Fermi level difference in a-Si layer, and higher built-in voltage results lower diffusion of minority carriers in a diode. 
C. External quantum efficiency measurement
External quantum efficiency ͑%͒ is defined as the number of photogenerated electron-hole pairs collected per every 100 incident photons. We use external quantum efficiency as the quality factor of PV operation of fabricated PV cells. External quantum efficiency for a PV cell is shown in Fig.  5͑a͒ . Relatively good external quantum efficiency in the blue region, more than 40%, and a more than 80% peak in green are obtained due to choosing ITO thickness equal to 65-70 nm, which results in minimum reflection in green wavelengths where the peak of solar spectrum is. Obviously, internal quantum efficiency is much better than this value since ITO layer has not been optimized throughout the spectrum and there is still a significant reflection at the ITO surface. Due to the lack of passivation ͑c-Si/metal interface͒ in back side of the wafer, we obtained very poor quantum efficiency in long wavelengths due to high surface recombination velocity in unpassivated wafers. Utilizing a high-low p ϩ -p junction using Al alloying, one can reduce the rear surface recombination and hence improve the spectral response of the device in long wavelengths. Figure 5͑b͒ shows dark and illuminated I -V of the fabricated PV device. The illuminated I -V was performed using a light source of weak intensity of Ϸ10 mW/cm 2 . As the figure shows, the illuminated I -V is shifted downwards by the photogenerated current. Some series resistance effect observed in high bias region is due to the high sheet resistance of our ITO layers.
D. I-V characteristics of PV cells
We estimated short-circuit current (I SC ) under AM1.5 illumination with integrating photogenerated currents using measured external quantum efficiency under AM-1.5 photon flux, and obtained I SC equal to 26.6 mA for our 1 cm 2 PV cell.
V. CONCLUSION
A-Si/c-Si heterojunction diodes and PV cells were fabricated using a PECVD cluster tool system. Using heterojunction diodes, junction properties and carrier transport mechanisms were assessed. I -V -T results suggest that recombination and MTCE are dominant carrier transport mechanisms in low and medium forward bias regimes. However in high forward bias regimes, diffusion or thermionic emission of electrons through a small barrier is added to the existing MTCE current and improves the I -V characteristics; in our cells, this happens around the junction built-in potential. Probably this is the reason for the A-factor peak in the high forward bias regime. It is also possible the junction characteristics may have been affected by metal diffusion. Another important issue is that the boundary between different regimes is not fixed and is highly temperature dependent. Cluster tool fabricated PV cells showed reasonable external quantum efficiency, open-circuit voltage, and I SC .
